Abstract -This paper presents two isolated current-fed fullbridge DC-DC converters that can be used to interface a lower voltage source into a DC bus of higher voltage. The first topology uses a resonant circuit to force current redistribution between low-voltage-side transistors and a passive rectifier. The second topology utilizes an active rectifier with secondary modulation to achieve the same goal. The resonant circuit can be formed by using transformer leakage inductance and the parasitic capacitances of the switches. The converters feature soft switching of semiconductors over a wide range of operating conditions. This is achieved with decreased energy circulation when compared to existing topologies with symmetric control and with fewer semiconductors than in those with phase-shift control. The topologies can be implemented in renewable, supercapacitor, battery, fuel cell, and DC microgrid applications. Steady-state operation and design aspects of the converters are presented and verified experimentally with 400 W prototypes.
I. INTRODUCTION
Power electronic systems with a variable gain are required to interface different renewable energy sources or storage systems into the microgrid [1] . Converters with transformers are often preferred due to reduced stresses on the components and better flexibility of application [2] , [3] . A significant portion of the past and present research that is related to isolated DC-DC converters is focused on voltage-fed dualactive-bridge (DAB) topologies [4] - [6] . These converters feature good regulation capabilities and soft switching over a wide range of operating conditions with advanced multi-mode digital control algorithms. At the same time, isolated currentfed (CF) converters could be beneficial due to their inherent boost capability, low input current ripple, reduced energy circulation, reduced requirements regarding the isolation transformer and simpler control system [7] - [9] . The present study is focused on full-bridge-type topologies due to their flexibility and scalability, making them suitable for a wide range of applications with various voltage and power levels. A common drawback of isolated CF topologies is related to voltage overshoots across primary transistors due to the leakage inductance of practical transformers. This issue is usually solved by applying a RCD snubber [10] , the active clamp circuit introduced in [11] or solutions without snubbers, by utilizing the parasitic parameters of the circuit [14] - [17] . The latter approach is advantageous due to the reduced number of components required and the soft switching provided for power switches in the topology.
Existing snubberless (also referred to as "clampless") converters can utilize the symmetric [12] , [13] control algorithm or the phase-shift one [14] - [17] . In phase shift control, the primary switches need to have the reverseblocking capability. Given the typical realization of this function (with a series diode or an anti-series switch), it leads to a remarkable increase in the total number of primary semiconductors and their power losses. On the other hand, at some operating points, symmetric topologies have excessive energy circulation and increased current stress on the primary switches and the transformer. In addition to the existing solutions, the present paper proposes two asymmetric topologies that combine the properties of both approaches and could provide an improved weighted performance, particularly if the converters have to operate under a wide range of input voltage and power levels. In this paper, operation with a fullbridge rectifier is assumed; however, the voltage-doubler rectifier can be applied for both converters as well. The operation principle of the topologies is described in Section II, design guidelines are presented in Section III and the experimental results are demonstrated in Section IV. 
Primary side Secondary side The converter topologies proposed are shown in Fig. 1 . As can be observed, they feature two reverse-conducting and two reverse-blocking devices at the primary side. The asymmetric parallel resonant converter (APRC) topology can be implemented with a passive rectifier (Fig. 1a) . It utilizes a resonant tank formed by L eq and C eq to redistribute current between the top transistors. The asymmetric secondary modulation-based converter (ASMC) topology in Fig. 1b has an active rectifier that is used to force the currents to change direction and achieve the same goal. The equivalent capacitor across the transformer primary winding can be formed by the intrinsic capacitances of the rectifier switches (C S5 −C S8 ) and/or separately. Similarly, the equivalent inductance can represent the leakage inductance of the transformer reflected to the primary winding or by an additional inductor in series to the primary winding. Both topologies operate at a constant switching frequency and regulate output voltage by phase-shift between the top and bottom switches. The operation of the converters presented in Figs. 2 and 3 can be described by six switching modes for each half-period T sw /2.
A. The APRC Topology t 0 −t 1 : switches S1 and S4 are turned on and the other ones are turned off. The converter is in the active state and the power is transferred to the output through switches S1, S4 and diodes S5 and S8. At the end of this interval, the input current reaches the minimum value. t 1 −t 2 : S2 is turned off and the active state is finished. The current of S2 rises, while the current of S4 decreases linearly with di/dt, caused by the equivalent leakage inductance. The currents of S5 and S8 as well as the transformer current decrease with the same slope. The input inductor voltage polarity is reversed and its current starts to increase, while the transformer primary voltage is zero. t 2 −t 3 : the current of S2 reaches the input current level and the transformer primary voltage rises to the amplitude value. The converter is in the shoot-through state with S1 and S2 conducting while the input inductor is energized. S4 could be turned off with ZCS. t 3 −t 4 : S3 is turned on and the resonant process is started. Capacitor C eq starts to recharge and, as a result, the S1 current decreases and the S3 current increases (Fig. 2) . t 4 −t 5 : when the resonant current becomes higher than the input current, the soft switching condition is satisfied; the body diode of S1 starts to conduct and the transistor channel can be turned off with ZCS. The currents at the primary side reach the amplitude value when the capacitor voltage crosses zero and, as the capacitor C eq voltage polarity changes, starts to decrease back to the value of the input current.
t 5 −t 6 : the currents at the input side are equal to the input current and the recharging of capacitor C eq continues. When C eq and the transformer voltages reach the amplitude value, rectifier switches S6 and S7 become forward-biased and start to supply the current to the output. From t 6 the converter active state starts and the processes are then repeated for another switching half-period.
B. The ASMC Topology
The first three modes are equivalent to those in APRC. t 0 −t 1 : switches S1 and S4 are turned on and the other ones are turned off. The converter is in the active state and the power is transferred to the output through switches S1, S4 and MOSFETs S5 and S8. At the end of this interval, the input current reaches the minimum value. t 1 −t 2 : S2 is turned off and the active state is finished. The current of S2 rises, while the current of S4 decreases linearly with di/dt, caused by the equivalent leakage inductance. The currents of S5 and S8 as well as the transformer current decrease with the same slope. The input inductor voltage polarity is reversed and its current starts to increase, while the transformer primary voltage is zero. t 2 −t 3 : the current of S2 reaches the input current level and the transformer primary voltage rises to the amplitude value. The converter is in the shoot-through state with S1 and S2 conducting while the input inductor is energized. S4 could be turned off with ZCS. t 3 −t 4 : S3 is turned on and the current of S3 rises, while the current of S1 decreases linearly with di/dt, caused by equivalent leakage inductance. This mode is analogous to the interval t 1 −t 2 (Fig. 3) . t 4 −t 5 : since S1 is a reverse-conducting device, after decreasing to zero, the current starts to flow through its body diode, changing with the same slope, while the current through S3 rises above the input current. Thus, the soft switching condition is satisfied and S1 can be turned off with ZCS, along with S5 and S8. The equivalent capacitor recharges and the transformer voltage changes its polarity.
t 5 −t 6 : capacitor C eq is recharged, the transformer secondary voltage reaches the amplitude value and the body diodes of S6 and S7 become forward-biased. The current through S1 returns back to zero with the same di/dt, and the current of S3 and the transformer primary current become equal to the input current. From t 6 , the converter active state is started, hence S6 and S7 can be turned on to avoid excessive losses in the body diodes. The processes are then repeated for another switching half-period.
C. Design Aspects 1. The APRC converter
For APRC, soft switching is achieved if peak transformer primary current I P(res) is larger than input inductor current I in .
where V out is the output voltage, n is the transformer turns ratio and Z r is the impedance of the resonant circuit:
where L eq is the inductance of the equivalent circuit (largely determined by transformer leakage inductance) and C eq is the equivalent capacitance, which can be represented by the intrinsic capacitance of the rectifier semiconductor and/or an external capacitor.
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To satisfy the soft switching criteria for a wide range of conditions, the resonant circuit should be designed around minimal input voltage at full load. The required impedance of the resonant tank Z r , should be chosen according to
where P max is the maximum power of the converter. The required resonant frequency is estimated by
where f sw is the converter switching frequency and G min is the desired minimum converter voltage gain. The resonant frequency is calculated from r eq eq
From (3)- (5), the equation for the required equivalent inductance L eq is obtained from
The associated resonant capacitance can then be derived from (3) .
The duty cycle of the switches should be higher than 0.5 to avoid open circuit of the input inductor and for S2 and S4, it can be approximated as eq max min S2,S4 in out
For the other pair of switches (S1 and S3), the required duty cycle is estimated from sw S1,S3 r
The gain of this converter is not sensitive to load variations and is estimated from sw 2 3 r
The ASMB Converter
For the ASMB converter, the duty cycle of the switches can be calculated from (8) for the minimum possible input voltage and the maximum power level. It should be noticed that a longer duty cycle would lead to an increased peak current at the primary side and excessive energy circulation. In the ideal case, the peak current of the converter should be equal to maximum possible input current I in(max) , and the switch duty cycle is obtained by
( 1 0 ) where
The minimum total duration of the shoot-through state (t 1 -t 6 ) is then estimated from
eq out in max 1 6 min out in max 2 .
As shown, both L eq and C eq increase the resulting minimum duration of the shoot-through state. Therefore, they should be carefully selected to have the desired regulation capabilities of the converter. The converter gain can be then estimated from
Generalizations
Unlike in other topologies with phase shift control, the peak current of the top transistors is higher than the input current, which offers a specific advantage. From the operational waveforms and equations presented it follows that the recharging of capacitor C eq takes place when the current is at its peak value, which is higher than the maximum input current. Thus, the capacitor recharge time is constant and unaffected by the converter operating point and operation at light load does not affect converter gain or require adjustments to the control strategy. Since only top transistors exhibit such an increased current, the total energy circulation through semiconductors at low-load conditions can be lower than that of the topologies with symmetric control. While the APRC topology requires lesser number of active switches, the ASMB provides a larger degree of freedom when choosing the value of C eq . Moreover, if the input current value is known, the implementation of digital control to adjust the duty cycles of the switches would allow a significant reduction of the circulating energy. 
III. EXPERIMENTAL VERIFICATION
To validate the proposed converters, an experimental prototype with a rated power of 400 W was assembled and both topologies were tested with the same hardware. Synchronous MOSFETs instead of series diodes were applied in the primary part to reduce conduction losses. The parameters and components used are listed in Table I . The experimental waveforms for the APRC topology at V in = 24 V are presented in Figs. 4 and 5. As shown in Fig. 4 , top switch S1 is turned off when the resonant current is flowing through its body diode, resulting in ZCS. Bottom switch S2 is turned off when its current is taken over by S4, which also results in ZCS. All the primary switches turn on with reduced di/dt and, as a result, the turn-on losses diminish. The input current waveform in Fig. 5 shows that the converter continues to be in the shoot-through state during the resonant period, while the transformer secondary winding changes polarity. Fig. 6 . Experimental waveforms of an ASMC converter: Ch1 -S1 gate voltage, Ch2 -S2 gate voltage, Ch3 -S1 current and Ch4 -S2 current. The measurement results of ASMC at V in = 24 V are shown in Figs. 6 and 7. During the experiments, the converter was operating with a very small value of C eq and, as a result, the t 4 -t 5 interval is minor. Similar to the APRC topology, the top transistors turn off when their body diode conducts, while the bottom ones -after the current drops to zero, resulting in ZCS for all the primary semiconductors. From Fig. 7 it can be observed that the transformer secondary voltage changes polarity when its current is at the peak value and, since C eq could be small for this converter, the process takes significantly less time. During the laboratory experiments, the power stage of ARPC reached an efficiency of 96.4 % and that of ASMC -96.6 % at an input voltage of 30 V.
The experimental results are in agreement with theoretical estimations for both topologies and therefore it can be concluded that the claims presented in the previous sections have been confirmed.
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IV. CONCLUSION
This paper introduced two isolated soft-switching asymmetric current-fed DC-DC converters with a passive rectifier and an active one. The proposed topologies can be applied in systems where a high gain and/or galvanic isolation are required, such as fuel cells, batteries, DC microgrids and other applications. The converters have two reverse-blocking devices and two reverse-conducting ones at the primary side and utilize phase-shift control with a constant switching frequency. Their main aim is to reduce the problem of high circulating energy encountered in existing symmetric topologies and the high conduction losses present in topologies with phase-shift control.
The experimental results showed a peak power stage efficiency of 96.4 % and 96.6 % for the ARPC and ASMC topologies, respectively. That proves that the topologies proposed allow achieving a comparable level of efficiencywhile having a lower switch count than other existing topologies with a phase-shift control algorithm and lower current stress than the topologies with a symmetrical modulation control algorithm.
Future research will focus on the detailed analysis of the presented topologies and their comparison with other existing solutions, designed with the same constraints and requirements.
